1
Ravi K Arimilli, Satya P Sharma, Randal C Swanberg: Wake-and-go mechanism with system address bus transaction master. International Business Machines Corporation, Stephen R Tkacs, Stephen J Walder Jr, Matthew B Talpis, February 28, 2012: US08127080 (15 worldwide citation)

A wake-and-go mechanism is provided for a data processing system. The wake-and-go mechanism is configured to issue a look-ahead load command on a system bus to read a data value from a target address and perform a comparison operation to determine whether the data value at the target address indicat ...


2
Ravi K Arimilli, Satya P Sharma, Randal C Swanberg: Wake-and-Go Mechanism with System Address Bus Transaction Master. Ibm, c o WALDER INTELLECTUAL PROPERTY LAW PC, November 11, 2010: US20100287341-A1

A wake-and-go mechanism is provided for a data processing system. The wake-and-go mechanism is configured to issue a look-ahead load command on a system bus to read a data value from a target address and perform a comparison operation to determine whether the data value at the target address indicat ...