1
Frank J Gorishek IV, Charles R Boswell Jr, David W Smith: Symmetrical multiprocessing bus and chipset used for coprocessor support allowing non-native code to run in a system. Advanced Micro Devices, Lawrence J Merkel, Conley Rose & Tayon PC, October 23, 2001: US06308255 (304 worldwide citation)

A computer system includes a host processor and an emulation coprocessor. The host processor includes hardware configured to execute instructions defined by a host instruction set architecture, while the emulation coprocessor includes hardware configured to execute instructions defined by a differen ...


2
Michael K Gschwind: Forming instruction groups based on decode time instruction optimization. INTERNATIONAL BUSINESS MACHINES CORPORATION, William A Kinnaman Jr Esq, Blanche E Schiller Esq, Heslin Rothenberg Farley & Mesiti P C, June 13, 2017: US09678757 (2 worldwide citation)

Instructions are grouped into instruction groups based on optimizations that may be performed. An instruction is obtained, and a determination is made as to whether the instruction is to be included in a current instruction group or another instruction group. This determination is made based on whet ...


3
Michael K Gschwind: Forming instruction groups based on decode time instruction optimization. INTERNATIONAL BUSINESS MACHINES CORPORATION, William A Kinnaman Jr Esq, Blanche E Schiller Esq, Heslin Rothenberg Farley & Mesiti P C, June 13, 2017: US09678756 (2 worldwide citation)

Instructions are grouped into instruction groups based on optimizations that may be performed. An instruction is obtained, and a determination is made as to whether the instruction is to be included in a current instruction group or another instruction group. This determination is made based on whet ...


4
Dan F Greiner, Christian Jacobi, Timothy J Slegel: Transaction abort processing. INTERNATIONAL BUSINESS MACHINES CORPORATION, Steven Chiu Esq, Blanche E Schiller Esq, Heslin Rothenberg Farley & Mesiti P C, November 7, 2017: US09811337

A transaction executing within a computing environment ends prior to completion; i.e., execution is aborted. Pursuant to aborting execution, a hardware transactional execution CPU mode is exited, and one or more of the following is performed: restoring selected registers; committing nontransactional ...


5
Dan F Greiner, Christian Jacobi, Timothy J Slegel: Saving/restoring selected registers in transactional processing. INTERNATIONAL BUSINESS MACHINES CORPORATION, Steven Chiu Esq, Blanche E Schiller Esq, Heslin Rothenberg Farley & Mesiti P C, October 17, 2017: US09792125

A TRANSACTION BEGIN instruction begins execution of a transaction and includes a general register save mask having bits, that when set, indicate registers to be saved in the event the transaction is aborted. At the beginning of the transaction, contents of the registers are saved in memory not acces ...


6
David Craddock, Thomas A Gregg, Dan F Greiner, Eric N Lais: Translation of input/output addresses to memory addresses. INTERNATIONAL BUSINESS MACHINES CORPORATION, William A Kinnaman Jr Esq, Blanche E Schiller Esq, Heslin Rothenberg Farley & Mesiti P C, April 18, 2017: US09626298

An address provided in a request issued by an adapter is converted to an address directly usable in accessing system memory. The address includes a plurality of bits, in which the plurality of bits includes a first portion of bits and a second portion of bits. The second portion of bits is used to i ...


7
Dan F Greiner, Christian Jacobi, Timothy J Slegel: Constrained transaction execution. INTERNATIONAL BUSINESS MACHINES CORPORATION, William A Kinnaman Jr Esq, Blanche E Schiller Esq, Heslin Rothenberg Farley & Mesiti P C, August 22, 2017: US09740521

Constrained transactional processing is provided. A constrained transaction is initiated by execution of a Transaction Begin constrained instruction. The constrained transaction has a number of restrictions associated therewith. Absent violation of a restriction, the constrained transaction is to co ...


8
Dan F Greiner, Christian Jacobi, Timothy J Slegel: Transactional processing. INTERNATIONAL BUSINESS MACHINES CORPORATION, William A Kinnaman Jr Esq, Blanche E Schiller Esq, Heslin Rothenberg Farley & Mesiti P C, September 19, 2017: US09766925

A transaction is initiated via a transaction begin instruction. During execution of the transaction, the transaction may abort. If the transaction aborts, a determination is made as to the type of transaction. Based on the transaction being a first type of transaction, resuming execution at the tran ...


9
Brenton F Belmar, Christian Jacobi, Randall W Philley, Timothy J Slegel: Facilitating transaction completion subsequent to repeated aborts of the transaction. INTERNATIONAL BUSINESS MACHINES CORPORATION, William A Kinnaman Jr Esq, Blanche E Schiller Esq, Heslin Rothenberg Farley & Mesiti P C, August 22, 2017: US09740549

Processing of transactions within a computing environment is facilitated by taking actions to increase the chances of successfully executing a transaction. A counter is maintained that provides a count of how often a transaction has aborted. The counter increments the count each time the transaction ...


10
Dan F Greiner, Christian Jacobi, Robert R Rogers, Timothy J Slegel: Selectively controlling instruction execution in transactional processing. INTERNATIONAL BUSINESS MACHINES CORPORATION, William A Kinnaman Jr Esq, Blanche E Schiller Esq, Heslin Rothenberg Farley & Mesiti P C, September 26, 2017: US09772854

Execution of instructions in a transactional environment is selectively controlled. A TRANSACTION BEGIN instruction initiates a transaction and includes controls that selectively indicate whether certain types of instructions are permitted to execute within the transaction. The controls include one ...



Click the thumbnails below to visualize the patent trend.