1
Eliyahou Harari, Daniel C Guterman, George Samachisa, Jack H Yuan: Dual floating gate EEPROM cell array with steering gates shared by adjacent cells. SanDisk Corporation, Majestic Parsons Siebert & Hsue, November 21, 2000: US06151248 (231 worldwide citation)

An EEPROM system having an array of memory cells that individually include two floating gates, bit line source and drain diffusions extending along columns, steering gates also extending along columns and select gates forming word lines along rows of floating gates. The dual gate cell increases the ...


2
Eliyahou Harari, Daniel C Guterman, George Samachisa, Jack H Yuan: Dual floating gate EEPROM cell array with steering gates shared by adjacent cells. SanDisk Corporation, Skjerven Morrill MacPherson, February 5, 2002: US06344993 (41 worldwide citation)

An EEPROM system having an array of memory cells that individually include two floating gates, bit line source and drain diffusions extending along columns, steering gates also extending along columns and select gates forming word lines along rows of floating gates. The dual gate cell increases the ...