1
Toshiya Kotani, Satoshi Tanaka, Koji Hashimoto, Soichi Inoue, Ichiro Mori: Method of setting process parameter and method of setting process parameter and/or design rule. Kabushiki Kaisha Toshiba, Finnegan Henderson Farabow Garrett & Dunner L, October 10, 2006: US07120882 (196 worldwide citation)

Disclosed is a method of setting a process parameter for use in manufacturing a semiconductor integrated circuit, comprising correcting a first pattern by using process parameter information to obtain a second pattern, the first pattern being one which corresponds to a design layout of the semicondu ...


2
Shigeki Yamada, Katsumi Maruyama, Minoru Kubota, Satoshi Tanaka: Message passing system for distributed shared memory multiprocessor system and message passing method using the same. Nippon Telegraph and Telephone Corporation, Pollock Vande Sande & Priddy, April 1, 1997: US05617537 (189 worldwide citation)

In a multiprocessor system, each processor module comprises a processor, a distributed shared memory, a distributed memory coupler for controlling copying between distributed shared memories and a distributed memory protector for protecting said distributed shared memory against illegal access. The ...


3
Satoshi Tanaka, Eiichi Amada, Seiki Mizutani: Broadcast information delivering system. Hitachi, Antonelli Terry Stout & Kraus, July 3, 2001: US06256509 (132 worldwide citation)

A broadcast information delivering system which includes a plurality of wireless terminals and a wireless base station having a transmitter for transmitting broadcast control information to a control channel, and a transmitter for transmitting a broadcast frame to a broadcast channel in accordance w ...


4
Satoshi Tanaka: File transferring apparatus and method thereof. International Business Machines Corporation, Ronald L Drumheller, May 7, 2002: US06385654 (118 worldwide citation)

A user's burden is decreased when transferring a file via a network by simplifying the directory changing operation at each node. FTP-C-S/W


5
Soichi Inoue, Satoshi Tanaka, Tadahito Fujisawa: Exposure apparatus and method. Kabushiki Kaisha Toshiba, Oblon Spivak McClelland Maier & Neustadt P C, September 30, 1997: US05673103 (113 worldwide citation)

An exposure apparatus for reducing/projecting a plurality of patterns of a photomask, which are elongated in at least two different directions, onto a substrate through the photomask includes a polarized light source for illuminating the photomask, a polarization control unit for changing the direct ...


6
Zyun iti Sibayama, Satoshi Hisanaga, Satoshi Tanaka, Hiroto Nagahisa: Image collecting device, image retrieving device, and image collecting and retrieving system. Mitsubishi Denki Kabushiki Kaisha, Birch Stewart Kolasch & Birch, September 27, 2005: US06950535 (77 worldwide citation)

An image recording medium (101) and a position-time recording medium (102) are provided in an image collecting device (10). In an image retrieving device (20), a matching section (24) allows image data read from the image recording medium (101) and position-time data read by a data reading section ( ...


7
Takaaki Morimoto, Akira Kuriyama, Satoshi Tanaka, Hayato Nakamura: RF power amplifier device and operating method thereof. Renesas Electronics Corporation, Mattingly & Malur PC, October 16, 2012: US08289084 (67 worldwide citation)

An RF power amplifier device includes a driver stage amplifier, a first RF amplifier, a second RF amplifier and a DC voltage converter operated by first, second and third external power supply voltages. The output of the driver stage amplifier is supplied to the inputs of the first and second RF amp ...


8
Kumiko Takikawa, Satoshi Tanaka, Masumi Kasahara: Semiconductor integrated circuit device. Renesas Technology, Mattingly Stanger Malur & Brundidge P C, November 20, 2007: US07298600 (59 worldwide citation)

Into an internal circuit to operate in a high-frequency band, there is incorporated a protective circuit of a multistage connection which is constructed to include a plurality of diode-connected transistors having a low parasitic capacity and free from a malfunction even when an input signal higher ...


9
Satoshi Tanaka, Tatsuto Okamoto, Taro Kitayama, Masao Yamane: Low distortion switch. Hitachi, Fay Sharpe Beall Fagan Minnich & McKee, June 30, 1998: US05774792 (59 worldwide citation)

This invention is intended to realize a high frequency switch with a low distortion characteristic. In an SPDT switch consisting of a plurality of FETs, the FET on the receiver side through which a received signal passes and the shunt FET on the transmitter side are each formed of series-connected F ...


10