11
Peter MacWilliams, James Akiyama, Douglas Gabel: Memory controller interface for micro-tiled memory access. Intel Corporation, Blakely Sokoloff Taylor & Zafman, August 28, 2012: US08253751 (2 worldwide citation)

In one embodiment of the invention, a memory integrated circuit is provided including an address decoder to selectively access memory cells within a memory array; a mode register with bit storage circuits to store an enable bit and at least one sub-channel select bit; and control logic. The control ...


12

13
Peter MacWilliams, James Akiyama, Kuljit S Bains, Douglas Gabel: Identifying and accessing individual memory devices in a memory channel. Blakely Sokoloff Taylor & Zafman, January 11, 2007: US20070008328-A1

In one embodiment of the invention, a memory integrated circuit is provided including a memory array, a register, and control logic coupled to the register. The memory array in the memory integrated circuit stores data. The register includes one or more bit storage circuits to store one or more iden ...


14
Peter MacWilliams, James Akiyama, Douglas Gabel: Memory controller interface for micro-tiled memory access. Blakely Sokoloff Taylor & Zafman, January 18, 2007: US20070013704-A1

In one embodiment of the invention, a memory integrated circuit is provided including an address decoder to selectively access memory cells within a memory array; a mode register with bit storage circuits to store an enable bit and at least one sub-channel select bit; and control logic. The control ...


15
Songmin Kim, Gregory Taylor, Peter MacWilliams: Adjusting input output timing. Trop Pruner & Hu PC, July 5, 2007: US20070157049-A1

The frequency of a bus with at least three agents is limited by both setup and hold timings between any two agents coupled to the bus. To adjust for the setup condition, the bus lengths between any two agents can be short. To adjust for the hold condition, the bus lengths can be long. Different amou ...


16
Richard Mellitz, Bill Samaras, Peter MacWilliams: Performing adaptive external equalization. Trop Pruner & Hu PC, April 30, 2009: US20090110043-A1

In one embodiment, the present invention includes a method communicating control information for an external adaptive equalization process for a channel coupled between a transmitter and a receiver from an external agent. In this way, the external agent may control tap settings of an equalizer based ...


17
Peter MacWilliams, James Akiyama, Kuljit S Bains, Douglas Gabel: Identifying and accessing individual memory devices in a memory channel. June 2, 2011: US20110128765-A1

In one embodiment of the invention, a memory integrated circuit is provided including a memory array, a register, and control logic coupled to the register. The memory array in the memory integrated circuit stores data. The register includes one or more bit storage circuits to store one or more iden ...


18
Peter MacWilliams, James Akiyama, Kuljit S Bains, Douglas Gabel: Identifying and accessing individual memory devices in a memory channel. March 29, 2012: US20120075902-A1

In one embodiment of the invention, a memory integrated circuit is provided including a memory array, a register, and control logic coupled to the register. The memory array in the memory integrated circuit stores data. The register includes one or more bit storage circuits to store one or more iden ...


19
Peter MacWilliams, James Akiyama, Douglas Gabel: Memory controller interface for micro-tiled memory access. December 6, 2012: US20120306902-A1

In one embodiment of the invention, a memory integrated circuit is provided including an address decoder to selectively access memory cells within a memory array; a mode register with bit storage circuits to store an enable bit and at least one sub-channel select bit; and control logic. The control ...


20