51
Peter D MacWilliams, Stephen S Pawlowski: Method and apparatus for supporting multiple overlapping address spaces on a shared bus. Blakely Sokoloff Taylor & Zafman, August 16, 2001: US20010014935-A1

A method and apparatus for supporting multiple overlapping address spaces on a shared bus includes both an address comparator and an address size indicator. The address comparator compares an address, corresponding to a request to be issued on the bus, to a plurality of address spaces. The address s ...


52
Randy M Bonella, Peter D MacWilliams, Konrad K Lai: Method and apparatus for retrieving data from a data storage device. Blakely Sokoloff Taylor & Zafman, August 2, 2001: US20010011317-A1

A data retrieval system receives a data address identifying data to be retrieved. A portion of the received data address is communicated to a data storage device during a first clock cycle. The system determines a second address portion based on the received data address. The second address portion ...


53
Edward T Grochowski Peter D Macwilliams: Multi-mode microprocessor with electrical pin for selective re-initial ization of processor state. Inted, MA TIELIANG CHENG TIANZHENG, May 26, 1993: CN92111283

A multi-mode microprocessor switches between modes quickly and efficiently, while selectively maintaining the contents of selected memory elements internal the microprocessor, including a cache and floating point registers. The microprocessor includes an electrical pin provided externally on the mic ...


54
Peter D MacWilliams, Stephen S Pawlowski: Method and apparatus for supporting multiple overlapping address spaces on a shared bus. Blakely Sokoloff Taylor & Zafman, November 7, 2002: US20020166039-A1

A method and apparatus for supporting multiple overlapping address spaces on a shared bus includes both an address comparator and an address size indicator. The address comparator compares an address, corresponding to a request to be issued on the bus, to a plurality of address spaces. The address s ...


55
Michael W Leddige, Bryce D Horine, Randy Bonella, Peter D Macwilliams: Method and apparatus for implementing multiple memory buses on a memory module. Lawrence M Cho, Blakely Sokoloff Taylor & Zafman, March 28, 2002: US20020038405-A1

A memory module includes a first memory bus. A memory repeater hub is coupled to the first memory bus. A second memory bus is coupled in series with the memory repeater hub.


56
Peter D MacWilliams, William S Wu, Dilip K Sampath, Bindi A Prasad: Transmission of signals synchronous to a common clock and transmission of data synchronous to strobes in a multiple agent processing system. Blakely Sokoloff Taylor & Zafman, May 30, 2002: US20020065967-A1

A method and apparatus for transferring data between bus agents in a computer system. The present invention includes transmitting a control signal, from a first agent to a second agent, via a first transfer protocol; and, transmitting data corresponding to the control signal, from the first agent to ...


57