3879710 is referenced by 51 patents and cites 6 patents.

A data processor for a time division multiplexed communications system. A plurality of such data processors are connected in series in a loop configuration, each having a data terminal associated therewith, for establishing a connection between data processors in a time division multiplexed channel. Each data processor demodulates the signal on the loop, extracts timing information from the loop signal and locates the channel to be used for establishing the connection between itself and another data processor. Each data processor in addition, regenerates and passes on data not intended for that data processor. Data found in the correct or selected channel is provided to the data terminal which may be a synchronous or an asynchronous device. Data from the terminal is inserted into the selected channel, modulated in accordance with a particular rule and transmitted onto the loop to another data processor operating in the selected channel.

Data processor for a loop data communications system
Application Number
Publication Number
Application Date
March 1, 1974
Publication Date
April 22, 1975
White Hugh Edward
Maxemchuk Nicholad Frank
Tripoli Joseph S
Norton Edward J
RCA Corporation
H04j 03/12
H04L 12/43
H04L 12/427
H04L 25/20
H04L 25/24
G06F 13/42
View Original Source