07647475 is referenced by 9 patents and cites 76 patents.

A processor includes a coprocessor interface unit that couples a coprocessor that executes instructions in-program order to an execution unit that executes instructions out-of-program order. The coprocessor interface unit includes a coprocessor store data queue. If data stored in a register of the coprocessor is to be stored in a register file of the execution unit, the data is transferred from the coprocessor to the coprocessor store data queue. A graduation unit coupled to the coprocessor is also provided. The graduation unit provides a signal to the coprocessor that determines whether an instruction executed by the coprocessor is permitted to alter an architectural state of the processor.

Title
System for synchronizing an in-order co-processor with an out-of-order processor using a co-processor interface store data queue
Application Number
11/515720
Publication Number
7647475 (B2)
Application Date
September 6, 2006
Publication Date
January 12, 2010
Inventor
Maria Ukanwa
Morgan Hill
CA, US
Kjeld Svendsen
San Jose
CA, US
Agent
Sterne Kessler Goldstein & Fox PLLC
Assignee
MIPS Technologies
CA, US
IPC
G06F 9/38
View Original Source