07361950 is referenced by 10 patents and cites 9 patents.

A MIM capacitor is formed on a semiconductor substrate having a top surface and including regions formed in the surface selected from a Shallow Trench Isolation (STI) region and a doped well having exterior surfaces coplanar with the semiconductor substrate. A capacitor lower plate is either a lower electrode formed on the STI region in the semiconductor substrate or a lower electrode formed by a doped well formed in the top surface of the semiconductor substrate that may have a silicide surface. A capacitor HiK dielectric layer is formed on or above the lower plate. A capacitor second plate is formed on the HiK dielectric layer above the capacitor lower plate. A dual capacitor structure with a top plate may be formed above the second plate with vias connected to the lower plate protected from the second plate by sidewall spacers.

Title
Integration of a MIM capacitor with a plate formed in a well region and with a high-k dielectric
Application Number
11/162471
Publication Number
7361950 (B2)
Application Date
September 12, 2005
Publication Date
April 22, 2008
Inventor
Kunal Vaed
Poughkeepsie
NY, US
Anthony Kendall Stamper
Williston
VT, US
Robert Mark Rassel
Colchester
VT, US
Zhong Xiang He
Essex Junction
VT, US
Ebenezer E Eshun
Wappingers Falls
NY, US
Keith Edward Downes
Stowe
VT, US
Douglas Duane Coolbaugh
Highland
NY, US
Anil Kumar Chinthakindi
Wappingers Falls
NY, US
Agent
Graham S Jones II
H Daniel Schnurmann
Assignee
International Business Machines Corporation
NY, US
IPC
H01L 29/94
H01L 27/108
View Original Source