07185178 is referenced by 55 patents and cites 53 patents.

In one embodiment, a processor comprises an instruction cache and a fetch generator circuit coupled thereto. The fetch generator circuit is configured to generate at least one fetch request to the instruction cache for at least one of the plurality of threads. The fetch generator circuit is also configured to monitor for a plurality of conditions for each thread, wherein each of the plurality of conditions defined to inhibit the thread from being fetched. The fetch generator circuit is configured to speculatively generate a first fetch request for a first thread of the plurality of threads if each thread is inhibited from fetching and the first thread is inhibited from fetching only due to a first predetermined condition of the plurality of conditions. In one particular implementation, the first predetermined condition is a lack of room in a corresponding one of a plurality of instruction buffers.

Title
Fetch speculation in a multithreaded processor
Application Number
10/881152
Publication Number
7185178 (B1)
Application Date
June 30, 2004
Publication Date
February 27, 2007
Inventor
Robert T Golla
Round Rock
TX, US
Jama I Barreh
Austin
TX, US
Agent
Meyertons Hood Kivlin Kowert & Goetzel P c
Lawrence J Merkel
Assignee
Sun Microsystems
CA, US
IPC
G06F 15/00
G06F 9/44
G06F 9/00
G06F 7/38
View Original Source