06938119 is referenced by 137 patents and cites 6 patents.

A system and method for limiting power consumption of a computer memory system. The system and method includes selecting a memory access rate. The selected memory access rate corresponds to a desired average memory power consumption rate. A first time interval is started as a current time interval. A memory system is accessed. If the memory access rate has not been exceeded, then the access is applied to the memory system. Alternatively, if the memory access rate has been exceeded, then the access is delayed until the current time interval has expired and a subsequent time interval is started as the current time interval and the access is applied to the memory system.

Title
DRAM power management
Application Number
10/273806
Publication Number
6938119 (B2)
Application Date
October 18, 2002
Publication Date
August 30, 2005
Inventor
Michael K Wong
San Mateo
CA, US
Kunle A Olukotun
Stanford
CA, US
Leslie D Kohn
Fremont
CA, US
Agent
Martine Penilla & Gencarella
Assignee
Sun Microsystems
CA, US
IPC
G06F 012/00
View Original Source