06748556 is referenced by 71 patents and cites 1 patents.

In a multithreaded processor, a method and an apparatus to selectively disable one or more threads is disclosed. As multithreading is increasingly becoming the normative paradigm of computer architecture, there still may instances which warrant disabling a thread, such as using operating systems not coded for the specific number of threads, having defective registers/arrays peculiar to a thread, certain kinds of testing procedures. Thus a method is disclosed to test the function of each thread separately and discern if any threads have defective register/arrays. If so or for other reasons, a method and apparatus are disclosed to selectively disable access to the registers/arrays peculiar to the thread. Features of the invention allow the disablement of individual storage elements in multithreaded registers/arrays or to disable access to hardware registers or individual bits in hardware registers associated with the failed thread. Techniques can be used to route data and instructions for the disabled thread to other threads. Preferably, the tests are performed and the method to disable access to the register/arrays are accomplished before the processors are sold.

Title
Changing the thread capacity of a multithreaded computer processor
Application Number
9/638577
Publication Number
6748556 (B1)
Application Date
August 15, 2000
Publication Date
June 8, 2004
Inventor
Gregory J Uhlmann
Rochester
MN, US
Salvatore N Storino
Rochester
MN, US
Agent
Karuna Ojanen
US
Assignee
International Business Machines Corporation
NY, US
IPC
G06F 11/00
View Original Source