06614700 is referenced by 65 patents.

The circuit configuration has a memory array, a memory access controller, a control unit, and an input/output circuit. The control unit outputs a control signal simultaneously to the memory access controller and to the input/output circuit. When the control signal is received, the input/output circuit outputs data to the memory access controller via the data bus. When the control signal is received, the memory access controller stores the data present on the data bus in memory cells of the memory array. Owing to different geometric arrangements and different electrical capacitances, differences in propagation time of the control signals may occur on the path from the control unit to the memory access controller and from the control unit to the input/output circuit. For this purpose, a delay circuit or delay line is provided on the signal path to the memory access controller which brings about a delay of the control signal. This enables precise synchronization of the writing of data into the memory array.

Title
Circuit configuration with a memory array
Application Number
10/116826
Publication Number
6614700 (B2)
Application Date
April 5, 2002
Publication Date
September 2, 2003
Inventor
Christian Weis
Germering
US
Sabine Kieser
Hausham
US
Peter Schrögmeier
München
US
Stefan Dietrich
Türkenfeld
US
Agent
Ralph E Locher
US
Werner H Stemer
US
Laurence A Greenberg
US
Assignee
Infineon Technologies
US
IPC
G11C 7/00
View Original Source