06516437 is referenced by 155 patents and cites 2 patents.

A turbo decoder control comprises an address generator for addressing systematic data, parity data, and systematic likelihood ratios according to a pre-determined memory mapping. The systematic data samples are accessed in the order required by the MAP decoding algorithm such that interleaving and de-interleaving functions in the MAP decoding algorithm are performed in real-time, i.e., without delay. Such memory-mapping in combination with data handling functions (e.g., multiplexing and combinatorial logic) minimizes memory requirements for the turbo decoder and allows for use of programmable interleavers, variable block lengths, and multiple code rates.

Title
Turbo decoder control for use with a programmable interleaver, variable block length, and multiple code rates
Application Number
9/519903
Publication Number
6516437 (B1)
Application Date
March 7, 2000
Publication Date
February 4, 2003
Inventor
John Anderson Fergus Ross
Del Mar
CA, US
Robert Gideon Wodnicki
Schenectady
NY, US
Abdallah Mahmoud Itani
Ballston Spa
NY, US
Stephen Michael Hladik
Albany
NY, US
Nick Andrew Van Stralen
Schenectady
NY, US
Agent
Patrick K Patnode
US
John Thompson
US
Assignee
General Electric Company
NY, US
IPC
H03M 13/27
View Original Source