06469703 is referenced by 22 patents and cites 1 patents.

A central processor unit (CPU) is connected to a system/graphics controller generally comprising a monolithic semiconductor device. The system/graphics controller is connected to an input output (IO) controller via a high-speed PCI bus. The IO controller interfaces to the system graphics controller via the high-speed PCI bus. The IO controller includes a lower speed PCI port controlled by an arbiter within the IO controller. Generally, the low speed PCI arbiter of the IO controller will interface to standard 33 MHz PCI cards. In addition, the 10 controller interfaces to an external storage device, such as a hard drive, via either a standard or a proprietary bus protocol. A unified system/graphics memory which is accessed by the system/graphics controller. The unified memory contains both system data and graphics data. In a specific embodiment, two channels, CH

0

and CH

1

access the unified memory. Each channel is capable of accessing a portion of memory containing graphics data or a portion of memory containing system data. Therefore, it is possible for each channel to access graphics data simultaneously, system data simultaneously, or graphics and system data simultaneously. Simultaneous accesses are facilitated by assuring the physical addresses are partitioned into blocks within the unified memory, such blocks of data are adjacent blocks are accessed by different channels.

Title
System of accessing data in a graphics system and method thereof
Application Number
9/347202
Publication Number
6469703 (B1)
Application Date
July 2, 1999
Publication Date
October 22, 2002
Inventor
Antonio Asaro
Scarborough
US
Carl K Mizuyabu
Thornhill
US
Danny H M Cheng
Scarborough
US
Raymond M Li
Markham
US
Milivoje Aleksic
Richmond Hill
US
Agent
Vedder Price Kaufman & Kammholz
US
Assignee
ATI International
US
IPC
G06F 15/167
View Original Source