06209082 is referenced by 6 patents and cites 5 patents.

An apparatus and method are provided for executing a push all/pop all instruction in a pipeline microprocessor. The apparatus includes an instruction buffer and a translator. The instruction buffer provides the push all/pop all instruction, directing the microprocessor to store/retrieve multiple operands to/from a stack. The translator generates a sequence of micro instructions to store/retrieve the multiple operands. Accesses to a pair of operands which are together aligned are combined into a single access.

Title
Apparatus and method for optimizing execution of push all/pop all instructions
Application Number
9/193278
Publication Number
6209082 (B1)
Application Date
November 17, 1998
Publication Date
March 27, 2001
Inventor
Arturo Martin de Nicolas
Austin
TX, US
G Glenn Henry
Austin
TX, US
Gerard Col
Austin
TX, US
Agent
James W Huffman
US
Richard K Huffman
US
Assignee
IP First L L C
CA, US
IPC
G06F 9/312
View Original Source