05920353 is referenced by 81 patents and cites 8 patents.

Circuits and methods for subdividing a decoder into functional blocks that can be accessed separately. The decoder includes a decoder module having a parser, a block decoder and a motion compensation engine, which can all be further subdivided into functional blocks. The functional blocks can be bypassed in decompressing frames where the blocks are not necessary, or when the compression algorithm does not require the functional block, increasing the speed of the decoder. The functional blocks can also be reused for decompression or compression based on different standards, or for different operation in the decoder, such as decompression and compression. The decoder can be coupled to a processor and some of the functional block performed in the decoder's hardware and some are performed in the processor. In one embodiment of the invention and the processor determines which block are to be by-passed completely and which block are to be performed in software based on the decompression protocol to which the compressed frame is encoded to comply to, the capacity and speed of the processor, and the available memory. In another embodiment multiplexers can be added to the decoder to connect functional blocks so they can be by-passed or reused based on preprogramming of the multiplexers based on the decompression protocol to which the compressed frame is encoded to comply to, the capacity and speed of the processor, and the available memory.

Title
Multi-standard decompression and/or compression device
Application Number
8/758779
Publication Number
5920353
Application Date
December 3, 1996
Publication Date
July 6, 1999
Inventor
Jefferson Eugene Owen
Fremont
CA, US
Jeyendran Balakrishnan
Sunnyvale
CA, US
Raul Zegers Diaz
Palo Alto
CA, US
Agent
Lisa K Jorgenson
Theodore E Galanthay
David V Carlson
Assignee
ST Microelectronics
TX, US
IPC
H04N 7/50
View Original Source