05907776 is referenced by 73 patents and cites 6 patents.

A power MOSFET (Metal Oxide Semiconductor Field Effect Transistor) device formed on a semiconductor substrate having a body region of a first conductivity type diffused in a semiconductor substrate with an epitaxial layer of a second conductivity type. There is also a source region of a second conductivity type formed in the body region. A portion of the body region adjacent to the source region is compensated by ion implanting a material of the second conductivity type in the portion of the body region such that the impurity concentration of the body region at the portion is reduced. As a consequence, with reduced impurity charge in the body region adjacent to the source, the threshold voltage of the MOSFET device is lowered but at no comprise in punch-through tolerance because the reduction in charge is remote from the origin of the depletion layer which is located at the boundary between the body region and the epitaxial layer.

Title
Method of forming a semiconductor structure having reduced threshold voltage and high punch-through tolerance
Application Number
8/891546
Publication Number
5907776
Application Date
July 11, 1997
Publication Date
May 25, 1999
Inventor
Koon Chong So
San Jose
CA, US
Fwu Iuan Hshieh
Saratoga
CA, US
Agent
Kam T Tam
Assignee
MagePower Semiconductor
CA, US
IPC
H01L 21/336
View Original Source