05890192 is referenced by 287 patents and cites 13 patents.

An EEPROM system includes flash EEPROM cells organized into subarrays. Pairs of subarrays share row address decoders by sharing word lines, and individual subarrays have dedicated column address decoders and data registers. Each row decoder has an associated row address latch, and each column decoder has an associated column address latch. Multiple data chunks are concurrently written into the subarrays by first latching chunk addresses into the row and column address latches, and corresponding chunks of data into the data registers, then activating a programming signal to initiate concurrent programming and verifying the programming of the data chunks.

Title
Concurrent write of multiple chunks of data into multiple subarrays of flash EEPROM
Application Number
8/743857
Publication Number
5890192
Application Date
November 5, 1996
Publication Date
March 30, 1999
Inventor
Raul Adrian Cernea
Cupertino
CA, US
Sanjay Mehrotra
Milpitas
CA, US
Mehrdad Mofidi
Fremont
CA, US
Douglas J Lee
San Jose
CA, US
Agent
Majestic Parsons Siebert & Hsue
Assignee
SanDisk Corporation
CA, US
IPC
G11C 16/00
G06F 13/00
View Original Source