05883814 is referenced by 64 patents and cites 14 patents.

A layout compiler compiles from hardware description language (HDL) and schematic description of a design, which consists of dynamic random access memory (DRAM) components and logic components, to the layout of an integrated logic and DRAM system on a single integrated chip. The layout compiler creates the physical structure (floor-plan) of integrated logic/DRAM chips and generates on-chip interconnections between the DRAM components and logic components. By integrating logic and DRAM memory onto the same chip, the performance gap which is the difference between the logic processor's data processing rate and the DRAM memory's data access rate can be minimized. Further, the bandwidth between the logic processor and the DRAM memory can be increased significantly. The layout methods eliminate the off-chip drivers and heavy capacitive loads presented in the off-chip interconnections. Low power dissipation is a direct result of integrated logic/DRAM chip in high frequency operations. This method enables the optimization of the on-chip metal interconnections between the logic components and the DRAM components in a way to achieve higher system bandwidth and system performance, lower power dissipation and packaging cost.

Title
System-on-chip layout compilation
Application Number
8/818107
Publication Number
5883814
Application Date
March 13, 1997
Publication Date
March 16, 1999
Inventor
Yasunao Katayama
Kanagawa
JP
Wei Hwang
Armonk
NY, US
Wing K Luk
Chappaqua
NY, US
Agent
Whitham Curtis & Whitham
Agent
Robert P Tassinari Esq
Assignee
International Business Machines Corporation
NY, US
IPC
G06F 17/50
View Original Source