05815456 is referenced by 17 patents and cites 23 patents.

A memory comprising a first memory bank 201 and a second memory bank 201 includes a plurality of data input/output terminals, a first subset of the plurality of data input/output terminals for accessing the first memory bank and a second subset of the plurality of data input/output terminals for accessing the second memory bank.

Title
Multibank -- multiport memories and systems and methods using the same
Application Number
8/666814
Publication Number
5815456
Application Date
June 19, 1996
Publication Date
September 29, 1998
Inventor
G R Mohan Rao
Dallas
TX, US
Agent
Steven A Shaw
James J Murphy
Assignee
Cirrus Logic
CA, US
IPC
G11C 7/00
G11C 8/00
View Original Source