05673409 is referenced by 4 patents and cites 12 patents.

A method and apparatus for defining, in a computing system, the bit size of an instruction to be executed by a processing unit. Instructions are realized in the form of a plurality of memory location devices. At least one of said memory location devices, in a predetermined position, is established as a MODE bit. The MODE bit assumes a first value indicative of parallel instruction execution and assumes a second value indicative of non-parallel instruction execution.

Title
Self-defining instruction size
Application Number
8/40685
Publication Number
5673409
Application Date
March 31, 1993
Publication Date
September 30, 1997
Inventor
Yongmin Kim
Seattle
WA, US
Yong Je Lim
Seattle
WA, US
Thomas Alexander
Hillsboro
OR, US
Gary Dwayne Hicok
Mesa
AZ, US
Agent
Jeffrey D Harry M Weiss & Associates P C Moy
Harry M Weiss
Assignee
VLSI Technology
CA, US
IPC
G06F 15/00
G06F 9/00
View Original Source