05528764 is referenced by 47 patents and cites 9 patents.

A Peripheral Component Interconnect (PCI) bus for component level interconnection of processors, peripherals and memories. The PCI bus is a physical interconnect apparatus intended for use between highly integrated peripheral controller components and processor/memory systems. The PCI bus is intended as a standard interface at the component level in much the same way that ISA, EISA, or Micro Channel.TM. buses are standard interfaces at the board level. Just as ISA, EISA, and Micro Channel.TM. buses provide a common I/O board interface across different platforms and different processor generations, the PCI bus is intended to be a common I/O component interface across different platforms and different processor generations. The PCI bus lends itself to use as a main memory bus, and can be used with various cache memory techniques.

Title
Bus system with cache snooping signals having a turnaround time between agents driving the bus for keeping the bus from floating for an extended period
Application Number
7/996277
Publication Number
5528764
Application Date
December 24, 1992
Publication Date
June 18, 1996
Inventor
Thomas F Heil
Easley
SC, US
Agent
George Gates
Assignee
NCR Corporation
OH, US
IPC
G06F 13/364
View Original Source