05511217 is referenced by 128 patents and cites 9 patents.

In a virtual-machine system running on a supercomputer wherein a vector processor is shared among a plurality of operating systems/virtual machines enhancing of the efficiency of a system as a whole is provided. When an activation, status-test or set-up instruction of a vector processor 2 is executed while an OS is running on a scalar processor 1 with an interception flag 7 set to the logic value 1, an exception is generated, canceling the execution of the instruction. In the processing of the interception, whether the logic value of the interception flag is 1 and whether the instruction giving rise to the exception is an activation, status-test or set-up instruction of the vector processor 2 are examined. If the logic value is 1 and the activation, status-test or set-up instruction is verified, an interception is carried out. The virtual-machine monitor emulates the end-interrupt processing of the vector processor, allowing the utilization efficiency of the vector processor to be increased. In addition, the virtual-machine monitor saves and restores control information of the vector processor 2 and initial values of vector processing from and into registers, allowing the efficiency of the system as a whole to be enhanced.

Computer system of virtual machines sharing a vector processor
Application Number
Publication Number
Application Date
November 30, 1993
Publication Date
April 23, 1996
Yaoko Nakagawa
Atsushi Nakajima
Fay Sharpe Beall Fagan Minnich & McKee
G06F 15/16
G06F 9/40
G06F 9/38
View Original Source