05502719 is referenced by 69 patents and cites 3 patents.

A fiber optic switch interconnects ports (p1-pi) for connection with respective fiber optic channels so that a fiber optic network is realized. Channel modules provide the ports. Each channel module has a port intelligence mechanism for each port and a memory interface system for temporarily storing data passing to and from the ports. A switch module having a main distribution network, an intermix distribution network, and a control distribution network interconnects the memory interface systems and permits exchange of data among the ports and memory interface systems. A path allocation system controls the switch module and allocates the data paths therethrough. The path allocation system has a scheduler which maintains a destination queue (Q.sub.p1 -Q.sub.pi) for each of the ports. The destination queues are implemented with a double link list in a single memory configuration so that a separate queue structure in hardware is not necessary. Moreover, the scheduler is implemented with a digital signal processor (DSP) with on-chip memory so that the queues are implemented within the on-chip memory and can be accessed at high speed.

Title
Path allocation system and method having double link list queues implemented with a digital signal processor (DSP) for a high performance fiber optic switch
Application Number
8/330044
Publication Number
5502719
Application Date
October 27, 1994
Publication Date
March 26, 1996
Inventor
David Book
Thornhill
CA
Robin Purohit
Toronto
CA
Bent Stoevhase
Toronto
CA
Robert H Grant
Toronto
CA
Agent
Richard F Schuette
Assignee
Hewlett Packard Company
CA, US
IPC
H04J 13/00
View Original Source