Operand specifier processing by grouping similar specifier types together and providing a general routine for each United States Patent 05500947

05500947 is referenced by 11 patents and cites 20 patents.

A method of specifying the operands for a microcoded CPU employs a combination of a set of microinstruction routines for generic operand modes, along with hardware primitives for selecting various specific types of operand treatment. Decoding of a machine-level instruction produces an entry point for the microstore, selecting one of the set of generic operand modes. Also, decoding of the instruction produces control bits that are used directly to select the specific operand type or used by the hardware primitives. In this way, branching is avoided in the microinstruction sequences used for operand specifying, but yet the amount of microcode needed is a minimum.

Title
Operand specifier processing by grouping similar specifier types together and providing a general routine for each
Application Number
212348
Publication Number
5500947
Application Date
July 1, 1994
Publication Date
March 19, 1996
Inventor
John F Brown III
Northborough
MA, US
George M Uhler
Marlborough
MA, US
Agent
Joanne N Pappas
Denis G Maloney
Arthur W Fisher
Assignee
Digital Equipment Corporation
MA, US
IPC
G06F 9/24
View Original Source

Citations: 11 (view full list)

  1. Glenn Henry: Operand compare/release apparatus and method for microinstrution sequences in a pipeline processor. Integrated Device Technology, James W Huffman, February 10, 1998: US05717910 (15 worldwide citation)
  2. Khary J Alexander, Fadi Busaba, Brian Curran, Bruce Giamei, Christian Jacobi, James R Mitchell: History and alignment based cracking for store multiple instructions for optimizing operand store compare penalties. International Business Machines Corporation, Fleit Gibbons Gutman Bongini & Bianco PL, Thomas Grzesik, September 15, 2015: US09135005 (7 worldwide citation)
  3. Ramesh Chandra Agarwal, Fred G Gustavson, Mark A Johnson, Brett Olsson: Method and system for addressing registers in a data processing unit in an indexed addressing mode. International Business Machines Corporation, Anthony V S England, Andrew J Dillon, November 3, 1998: US05832533 (7 worldwide citation)
  4. Fadi Busaba, Brian Curran, Bruce Giamei, Christian Jacobi, Wen Li: Instruction length based cracking for instruction of variable length storage operands. International Business Machines Corporation, Fleit Gibbons Gutman Bongini & Bianco PL, Thomas Grzesik, July 23, 2013: US08495341 (5 worldwide citation)
  5. Khary J Alexander, Fadi Busaba, Brian Curran, Bruce Giamei, Christian Jacobi: Cracking destructively overlapping operands in variable length instructions. International Business Machines Corporation, Fleit Gibbons Gutman Bongini & Bianco PL, Thomas Grzesik, February 4, 2014: US08645669 (4 worldwide citation)
  6. Timothy John Slegel, Mark Anthony Check: Processor E-unit to I-unit interface instruction modification with E-unit opcode computer logic in the unit. International Business Machines Corporation, Lynn L Augspurger, January 23, 2001: US06178495 (4 worldwide citation)
  7. Fadi Busaba, Brian Curran, Lee Eisen, Bruce Giamei, David Hutton: Instruction cracking and issue shortening based on instruction base fields, index fields, operand fields, and various other instruction text bits. International Business Machines Corporation, Fleit Gibbon Gutman Bongini & Bianco PL, Thomas Grzesik, June 11, 2013: US08464030 (2 worldwide citation)
  8. Gregory W Alexander, Fadi Busaba, David A Schroter, Eric Schwarz, Brian W Thompto, Wesley J Ward III: Triggering workaround capabilities based on events active in a processor pipeline. International Business Machines Corporation, Jon A Gibbons, Fleit Gibbons Gutman Bongini & Bianco PL, December 20, 2011: US08082467 (1 worldwide citation)
  9. Fadi Busaba, Bruce Giamei, David Hutton, Eric Schwarz: Instruction cracking based on machine state. International Business Machines Corporation, Fleit Gibbons Gutman Bongini & Bianco, Thomas Grzesik, January 20, 2015: US08938605
  10. Fadi Busaba, Brian Curran, Lee Eisen, Christian Jacobi, David A Schroter, Eric Schwarz: Dual issuing of complex instruction set instructions. International Business Machines Corporation, Fleit Gibbons Gutman Bongini & Bianco PL, Thomas Grzesik, August 11, 2015: US09104399

References: 20 (view full list)

  1. William D Strecker, Thomas N Hastings, Richard F Lary, David P Rodgers, Steven H Rothman: Central processor unit for executing instructions of variable length. Digital Equipment Corporation, Cesari & McKenna, November 25, 1980: US04236206 (93 worldwide citation)
  2. John A Bayliss, Stephen R Colley, Roy H Kravitz, William S Richardson, Dorn K Wilde, Gurdev Singh: Macroinstruction translator unit for use in a microprocessor. Intel Corporation, Owen L Lamb, November 15, 1983: US04415969 (64 worldwide citation)
  3. Kevin L Kloker: Data processor control unit having an interrupt service using instruction prefetch redirection. Motorola, John A Fisher, Jeffrey Van Myers, Robert L King, November 24, 1987: US04709324 (60 worldwide citation)
  4. Harry L Tredennick, Thomas G Gunter: Instruction register sequence decoder for microprogrammed data processor and method. Motorola, Anthony J Sarli Jr, July 27, 1982: US04342078 (49 worldwide citation)
  5. Yasushi Fukunaga, Tadaaki Bandoh, Kotaro Hirasawa, Hidekazu Matsumoto, Jushi Ide, Takeshi Katoh, Hiroaki Nakanishi, Tetsuya Kawakami, Ryosei Hiraoka: Central processing unit for executing instructions of variable length having end information for operand specifiers. Hitachi, Hitachi Engineering, Antonelli Terry & Wands, July 16, 1985: US04530050 (42 worldwide citation)
  6. Keiichi Kurakazu, Shiro Baba: Instruction format for program control type data processing systems. Hitachi, Antonelli Terry & Wands, April 25, 1989: US04825355 (35 worldwide citation)
  7. H Bruce Butts Jr, David N Cutler, Peter C Schnorr, Robert T Short: Central processing unit for a digital computer. Digital Equipment Corporation, Christensen O Connor Johnson & Kindness, April 29, 1986: US04586130 (33 worldwide citation)
  8. Thomas G Gunter, Colleen M E Hobbs, Michael E Spak, Harry L Tredennick: ALU and Condition code control unit for data processor. Motorola, Anthony J Sarli Jr, Vince Ingrassia, Jeffrey Van Myers, January 19, 1982: US04312034 (28 worldwide citation)
  9. Hidekazu Matsumoto, Tadaaki Bandoh, Ryosei Hiraoka, Takayuki Morioka, Yoshihiro Miyazaki: Microprogrammed control data processing apparatus in which operand source and/or operand destination is determined independent of microprogram control. Hitachi, Antonelli Terry & Wands, February 21, 1989: US04807113 (20 worldwide citation)
  10. Ikuya Kawasaki, Keiichi Kurakazu, Hideo Maejima: Data processing system. Hitachi, Antonelli Terry & Wands, January 30, 1990: US04897787 (19 worldwide citation)