05465368 is referenced by 68 patents and cites 14 patents.

A data flow computer which of computing is disclosed which utilizes a data driven processor node architecture. The apparatus in a preferred embodiment includes a plurality of First-In-First-Out (FIFO) registers, a plurality of related data flow memories, and a processor. The processor makes the necessary calculations and includes a control unit to generate signals to enable the appropriate FIFO register receiving the result. In a particular embodiment, there are three FIFO registers per node: an input FIFO register to receive input information form an outside source and provide it to the data flow memories; an output FIFO register to provide output information from the processor to an outside recipient; and an internal FIFO register to provide information from the processor back to the data flow memories. The data flow memories are comprised of four commonly addressed memories. A parameter memory holds the A and B parameters used in the calculations; an opcode memory holds the instruction; a target memory holds the output address; and a tag memory contains status bits for each parameter. One status bit indicates whether the corresponding parameter is in the parameter memory and one status but to indicate whether the stored information in the corresponding data parameter is to be reused. The tag memory outputs a "fire" signal (signal R VALID) when all of the necessary information has been stored in the data flow memories, and thus when the instruction is ready to be fired to the processor.

Title
Data flow machine for data driven computing
Application Number
223133
Publication Number
5465368
Application Date
July 24, 1990
Publication Date
November 7, 1995
Inventor
Victor G Grafe
Albuquerque
NM, US
George S Davidson
Albuquerque
NM, US
Agent
William R Moser
James H Chafin
Luis M Ortiz
Assignee
The United States of America represented by the United States Department of Energy
DC, US
IPC
G06F 13/00
View Original Source