05455525 is referenced by 329 patents and cites 12 patents.

A structured logic array is divided into hierarchical levels. At a highest level (the chip level), blocks are interconnected by a system of chip busses. A block interface couples each block to the chip bus system to allow the blocks to communicate with each other. At a lower level, each block includes sectors, each sector being coupled to a block bus system by a sector interface. The block bus system interconnects the sectors in each block to allow the sectors to communicate with each other. The block bus system is also coupled to the block interface to allow signals to be transferred between the block bus system and the chip bus system. At a lowest level, each sector includes a plurality of logic elements. The logic elements are interconnected by a sector bus system. The sector bus system is coupled to the sector interface to allow for the transfer of signals between the sector bus system and the block bus system.

Title
Hierarchically-structured programmable logic array and system for interconnecting logic elements in the logic array
Application Number
8/162678
Publication Number
5455525
Application Date
December 6, 1993
Publication Date
October 3, 1995
Inventor
Yuk Y Yang
Foster City
CA, US
Chao Chiang Chen
Cupertino
CA, US
Walford W Ho
Saratoga
CA, US
Agent
Phong K Fenwick & West Truong
Assignee
Intelligent Logic Systems
CA, US
IPC
H03K 19/177
View Original Source