05430859 is referenced by 450 patents and cites 8 patents.

A memory system includes an array of solid-state memory devices which are in communication with and under the control of a controller module via a device bus with very few lines. This forms an integrated-circuit mass storage system which is contemplated to replace a mass storage system such as a disk drive memory in a computer system. Command, address and data information are serialized into component strings and multiplexed before being transferred between the controller module and the array of memory devices. The serialized information is accompanied by a control signal to help sort out the multiplexed components. Each memory device in the array is mounted on a multi-bit and assigned an array address. A memory device is selected by an appropriate address broadcast over the device bus, without requiring the usual dedicated select signal. A particular multi-bit mount configuration is used to unconditionally select the device mounted thereon. A predefined address broadcast over the device bus deselects all previously selected memory devices. Read performance is enhanced by a read streaming technique in which while a current chunk of data is being serialized and shifted out of the memory devices to the controller module, the controller module is also setting up the address for the next chunk of data to begin to address the memory system.

Title
Solid state memory system including plural memory chips and a serialized bus
Application Number
7/736733
Publication Number
5430859
Application Date
July 26, 1991
Publication Date
July 4, 1995
Inventor
Sanjay Mehrotra
Milpitas
CA, US
Anil Gupta
Irvine
CA, US
Jeffrey D Stai
Placentia
CA, US
Karl M J Lofgren
Newport Beach
CA, US
Robert D Norman
San Jose
CA, US
Agent
Majestic Parsons Siebert & Hsue
Assignee
Sundisk Corporation
CA, US
IPC
G11C 16/06
G11C 5/04
G06F 13/00
G06F 12/00
View Original Source