05342798 is referenced by 19 patents and cites 7 patents.

Selective salicidation of source/drain regions of a transistor is accomplished by performing an implant into a first plurality of transistor source/drain regions on an integrated circuit. As a result of the implant, doping density of the first plurality of transistor source/drain regions is greater than doping density of a second plurality of transistor source/drain regions on the integrated circuit. The integrated circuit is heated to a heating temperature sufficient to produce oxidation regions immediately over the first plurality of transistor source/drain regions and the second plurality of transistor source/drain regions. The heating temperature is chosen so that the oxidation regions immediately over the first plurality of transistor source/drain regions are thicker than the oxidation regions immediately over the second plurality of transistor source/drain regions. A metal layer is formed over the first plurality of transistor source/drain regions and the second plurality of transistor source/drain regions. The metal layer is annealed at a temperature such that the metal reacts to form metal-silicide over the second plurality of transistor source/drain regions, but not over the first plurality of transistor source/drain regions. The unreacted metal is stripped off over the first plurality of transistor source/drain regions.

Title
Method for selective salicidation of source/drain regions of a transistor
Application Number
8/156166
Publication Number
5342798
Application Date
November 23, 1993
Publication Date
August 30, 1994
Inventor
Tiao Yuan Huang
Cupertino
CA, US
Agent
Douglas L Weller
Assignee
VLSI Technology
CA, US
IPC
H01L 21/265
View Original Source