05187780 is referenced by 34 patents and cites 9 patents.

A computer interconnect system uses packet data transmission over serial links connecting nodes of a network. The serial links provide simultaneous dual paths for transmit/receive. An adapter couples a CPU or the like at a node to the serial link. The adapter includes a packet memory for temporarily storing transmit packets and receive packets, along with a port processor for executing the protocol. The packet memory includes two zones in which the received packets are stored interchangably. Packets of data are transferred between the system bus of the CPU and the packet memory by a pair of data movers, one for read and one for write. The packet memory is accessed upon demand by the serial link, the port processor and the data movers, using interleaved cycles. The order of buffering the received packets in the two zones is recorded in a file or silo, and when the packets are transferred to the CPU the packets are accessed by referring to this silo so the order of receipt is maintained.

Title
Dual-path computer interconnect system with zone manager for packet memory
Application Number
7/335117
Publication Number
5187780
Application Date
April 7, 1989
Publication Date
February 16, 1993
Inventor
Michael R Wolinski
Townsend
MA, US
Robert P Hill
Marlboro
MA, US
Paul H Clark
Westborough
MA, US
Agent
Arnold White & Durkee
Assignee
Digital Equipment Corporation
MA, US
IPC
H04L 12/56
G06F 13/14
View Original Source