05144166 is referenced by 334 patents and cites 32 patents.

A programmable logic array comprising cells and a bus network in which the cells are arranged in a two-dimensional matrix of rows and columns and are interconnected by the bus network. The cells are also interconnected by a two-dimensional array of direct connections between a cell and its four nearest neighbors, one to its left (or to the West), one to its right (or to the East), one above it (or to the North) and one below it (or to the South). Each cell comprises eight inputs, eight outputs, means for multiplexing the eight inputs onto two leads and logic means that operate in response to the signals on the two leads to produce output signals which are applied to the eight outputs. The bus network comprises a local, a turning and an express bus for each row and column of the array and repeater means for partitioning said buses of a given row or column so as to form bus segments. The bus network provides for transfer of data to the cells of the array without using the cells as individual wires.

Title
Programmable logic cell and array
Application Number
7/608415
Publication Number
5144166
Application Date
November 2, 1990
Publication Date
September 1, 1992
Inventor
Edward H Browder
Saratoga
CA, US
Walford W Ho
Saratoga
CA, US
Frederick C Furtek
Menlo Park
CA, US
Rafael C Camarota
San Jose
CA, US
Agent
Pennie & Edmonds
Assignee
Concurrent Logic
CA, US
IPC
H03K 19/177
View Original Source