05047767 is referenced by 36 patents and cites 4 patents.

The present invention comprises the hardware implementation of an algorithm for a run length limited (1,7) block code of rate 2/3, wherein 2 unconstrained bits are mapped onto 3 constrained bits. The encoded data stream has a minimum of 1 "zero" between adjacent "ones", and a maximum of seven "zeros" between adjacent "ones". Unlike earlier (1,7) block encoders, the encoder of the present invention is a 4 state machine whose internal state description requires only 2 bits, rather than the 3 bits as taught in the prior art. The 4 state encoder combines the 2 incoming data bits with present state information to generate the output encoded sequence, and the next state designation. Error propagation due to a single channel bit error is limited to 5 bits.

The decoder of the invention utilizes three, 3 bit shift registers which hold 9 bits of the encoded data; each group of three bits is decoded into 2 bits corresponding to the original input bits by means of a logic array fed from the three shift registers.

Title
Apparatus utilizing a four state encoder for encoding and decoding A sliding block (1,7) code
Application Number
7/526929
Publication Number
5047767
Application Date
May 21, 1990
Publication Date
September 10, 1991
Inventor
Robert D Swanson
Del Mar
CA, US
Anthony D Weathers
San Diego
CA, US
Agent
Dennis P Monteith
Assignee
Eastman Kodak Company
NY, US
IPC
H03M 7/00
View Original Source