05023776 is referenced by 155 patents and cites 14 patents.

A multiprocessor system includes a system of store queues and write buffers in a hierarchical first level and second level memory system including a first level store queue for storing instructions and/or data from a processor of the multiprocessor system prior to storage in a first level of cache, a second level store queue for storing the instructions and/or data from the first level store queue and a plurality of write buffers for storing the instructions and/or data from the second level store queue prior to storage in a second level of cache. The multiprocessor system includes hierarchical levels of caches, including a first level of cache associated with each processor, a single shared second level of cache shared by all the processors, and a third level of main memory connected to the shared second level cache. A first level store queue, associated with each processor, receives the data and/or instructions from its processor and stores the data and/or instructions in the first level of cache. A second level store queue, associated with each processor, receives the data and/or instructions from its first level store queue and temporarily stores the information therein. For sequential stores, the data and/or instructions are stored in corresponding second level write buffers. For non-sequential stores, the data and/or instructions bypass the corresponding second level write buffers and are stored directly in a final L2 cache write buffer. When stored in the second level writer buffers, access to the shared second level cache is requested.

Title
Store queue for a tightly coupled multiple processor configuration with two-level cache buffer storage
Application Number
7/159016
Publication Number
5023776
Application Date
February 22, 1988
Publication Date
June 11, 1991
Inventor
Steven L Gregor
Endicott
NY, US
Agent
John H Bouchard
David S Romney
Assignee
International Business Machines
NY, US
IPC
G06F 13/00
View Original Source