04974234 is referenced by 9 patents and cites 6 patents.

A process and circuit for measuring the jitter modulation of a digital signal in which first pulses, which are derived from certain pulse flanks of the jitter-associated digital signal, and second pulses of a jitterfree reference clock pulse, which are derived from the bit repetition frequency of the jitter-associated digital signal, are subjected to a phase comparison. A reference clock pulse is generated with a pulse-repetition frequency nf.sub.B =f.sub.T corresponding to a multiple n of the bit repetition frequency f.sub.B of the digital signal and each bit period with a duration T.sub.B =1/nf.sub.B is divided into n partial periods each having a duration t=T.sub.B /n=1/nf.sub.B. The ramp generator (5) is started upon the application of a release signal once in each bit clock period p partial periods after the end of that partial period in which appears the predetermined pulse flank of the digital signal (DS), where p=0, 1, 2, . . . <n. The ramp length of the sawtooth signal (S3) is slightly longer than one partial period (about 1.5 partial periods). The sampling pulse (S4) is delayed with respect to the predetermined pulse flank of the digital signal (DS) by p+1 partial periods. A coarse phase value is determined by the ordinal value of that partial period in which the predetermined pulse flank appears and after the passage of p partial periods the release signal is applied to the ramp generator (5). An alternating component of the sampled and held ramp signal and the coarse phase value are added to yield the measurement of the jitter modulation.

Method of and circuit for the measurement of jitter modulation of zero-related digital signals
Application Number
Publication Number
Application Date
October 2, 1989
Publication Date
November 27, 1990
Dieter Brandt
Herbert Dubno
Wandel & Golterman & Co
H04B 3/46
View Original Source