04965718 is referenced by 52 patents and cites 13 patents.

In a data processing system of the type including a plurality of processing elements interconnected with each other and with a plurality of memory elements by an interconnection means, a method is provided for accommodating the accessing of a selected memory location in a selected one of the memory elements by at least one requesting processing element to read data stored thereat. The method thereby permits the communication of information between the plurality of processing elements. The method comprising the steps of: sending, from the requesting processing element to the selected memory element via the interconnecting means, a directive including (1) the address of the selected memory location, (2) a comparison value, and (3) an identification of the requesting processing element sending the directive; reading in the selected memory element the data stored at the selected memory location; comparing in the memory element the read data with the comparison value; notifying the requesting processing element via the interconnection means if the read data matches the comparison value; storing the directive in the selected memory element if the read data does not match the comparison value; and repeating the reading, comparing, and notifying steps each time the data in the selected memory location is altered.

Title
Data processing system incorporating a memory resident directive for synchronizing multiple tasks among plurality of processing elements by monitoring alternation of semaphore data
Application Number
7/250673
Publication Number
4965718
Application Date
September 29, 1988
Publication Date
October 23, 1990
Inventor
Bharat D Rathi
Mahopac
NY, US
David A George
Somers
NY, US
Agent
Jeffrey L Brandt
Assignee
International Business Machines Corporation
NY, US
IPC
G06F 11/30
G06F 9/46
View Original Source