04931722 is referenced by 47 patents and cites 6 patents.

A logic chip contains a plurality of ranks of flip-flops with combinational logic elements connected in between the flip-flop ranks. Each flip-flop has at least two distinct data paths. The first path is for the normal passage of data to combinational logic units following the rank of flip-flops, and the second path is a test path which is connected directly with the next rank of flip-flops. Operands may be shifted in parallel to bypass combinational logic units and may be directed to selected combinational logic for test purposes. The flip-flops in a rank may be serially scanned or operate in parallel to send specific operands through selected combinational logic units. It is adaptable to custom or semi-custom VLSI chip design and it teaches that any "component" (for example, a logic unit or a single element) may be tested individually using two data paths (one for test and one for operation or normal data). The test data output can be transmitted in parallel between the flip flop ranks, or it can go serially through the flip flop components of a given rank.

Title
Flexible imbedded test system for VLSI circuits
Application Number
796047
Publication Number
4931722
Application Date
March 23, 1989
Publication Date
June 5, 1990
Inventor
Susana Stoica
Edina
MN, US
Agent
Cushman Darby & Cushman
Assignee
Control Data Corporation
MN, US
IPC
G06F 11/00
G01R 31/28
View Original Source