04899342 is referenced by 325 patents and cites 4 patents.

A method and apparatus are disclosed for operating a multi-unit memory system so that one of such units may readily be replaced in service. The system comprises an error correction code (ECC) generation circuit, a plurality of read/write memory units and at least one spare read/write memory unit. The ECC circuit generates an error correction code for each block of data to be stored in the system and supplies this code along with the block of data to the memory units for storage. The system further comprises means for generating from a sequence of blocks of data and associated error correction codes retrieved from these memory units a sequence of bits which correct an error in the information retrieved from one memory unit and means for writing this sequence of correction bits to the spare read/write memory unit. Advantageously, the system also comprises means for rewriting the sequence of correction bits to a memory unit after a faulty memory unit has been repaired or replaced. Preferably, the sequence of correction bits is generated by the same ECC circuit which generates the error correction codes; and the sequence of correction bits is connected to the spare memory unit, a repaired unit or a replacement unit through an array of multiplexers.

Title
Method and apparatus for operating multi-unit array of memories
Application Number
7/150814
Publication Number
4899342
Application Date
February 1, 1988
Publication Date
February 6, 1990
Inventor
Marshall A Isman
Newton
MA, US
David A Sheppard
Cambridge
MA, US
Eric D Sharakan
Brighton
MA, US
David Stefanovic
Allston
MA, US
John M Baron
Grafton
MA, US
Laurence N Provost
Arlington
MA, US
David Potter
Acton
MA, US
Agent
Pennie & Edmonds
Assignee
Thinking Machines Corporation
MA, US
IPC
G06F 11/10
View Original Source