04851987 is referenced by 219 patents and cites 23 patents.

An apparatus and method are provided for disabling the clocking of a processor in a battery operated computer during non-processing times. The clocking is disabled at the conclusion of a processing operation. The clocking can then be re-enabled using interrupts from any one of a plurality of sources, such as an I/O device or a direct memory access. Application programs and operating system programs running on the system can specify the stopping of the system clock and the central processor until a specified event which had been requested occurs, or until an optional time-out period has expired. In this situation, the event is defined as one that results in either a system interrupt from an I/O device or from a direct memory access operation. The stopping of the system clock is a two part operation wherein in the first part the stopping mechanism is first armed. If an interrupt is received subsequent to arming, then it will be processed and the arming mechanism will be reset. However, if an interrupt does not occur after arming within a specified time period, then the system clock will be stopped.

System for reducing processor power consumption by stopping processor clock supply if a desired event does not occur
Application Number
Publication Number
Application Date
January 17, 1986
Publication Date
July 25, 1989
Michael N Day
H St Julian
Joseph F Villella Jr
International Business Machines Corporation
G06F 1/04
View Original Source