04736290 is referenced by 13 patents and cites 21 patents.

A microprocessor that has two operating modes for generating memory location addresses includes a processor 20 connected to a read-only memory 21, a random access memory 22, and an I/O unit 23 through control 25, data 26 and address 27 buses. A remapper unit 24 is connected in the address bus between the processor 20 and the read only memory and the random access memory so that when it is enabled by a signal from the I/O unit it can selectively change addresses generated by the processor and thus redirect the control of the microprocessor.

Title
Microprocessors
Application Number
6/873904
Publication Number
4736290
Application Date
June 13, 1986
Publication Date
April 5, 1988
Inventor
Ian M McCallion
Hampshire
GB
Agent
Robert L Troike
Assignee
International Business Machines Corporation
NY, US
IPC
G06F 12/12
View Original Source