04733394 is referenced by 106 patents and cites 10 patents.

An integrated memory system includes a microcomputer which, at defined intervals and by employing a classifying circuit integrated in an EEPROM, checks the memory cells of the EEPROM with respect to variations of the threshold values. Upon detection of a fault in a row or column which has thus been recognized as being faulty, this faulty row or column whose address is then stored in one EEPROM area, is replaced by a redundant row or column in another area by making use of a correction register.

Title
Electrically programmable semiconductor memory showing redundance
Application Number
6/855141
Publication Number
4733394
Application Date
April 23, 1986
Publication Date
March 22, 1988
Inventor
Burkhard Giebel
Denzlingen
DE
Agent
T L Peterson
Assignee
Deutsche Itt
DE
IPC
G01R 31/28
View Original Source