04669043 is referenced by 145 patents and cites 6 patents.

The data processing system of the invention comprises a processor, a memory access controller and a memory hierarchy. The memory access controller is placed between the processor and the memory hierarchy and controls access thereto. The memory access controller comprises a cache controller and a translation unit which are connected in parallel to an address bus connected to the processor and by which virtual addresses are transported. The memory access controller supports segments which are unit of sharing the memory, each segment is split up into pages. The memory access controller also supports regions which contain at least one segment. The memory access controller further supports sectors, divided into blocks which are other units of sharing the memory. And the memory access controller is also provided for enabling access with I/O units.

Title
Memory access controller
Application Number
6/581388
Publication Number
4669043
Application Date
February 17, 1984
Publication Date
May 26, 1987
Inventor
Cecil H Kaplinsky
Palo Alto
CA, US
Agent
James J Cannon Jr
Jack E Haken
Assignee
Signetics Corporation
CA, US
IPC
G06F 13/00
View Original Source