04627054 is referenced by 18 patents and cites 5 patents.

A multiprocessor array is described in which a central controlling microprocessor interfaces over commonly connected address and data busses to a plurality of peripheral microprocessors. A memory mapped I/O interface controls access to and from the busses for mutual receipt and exchange of signals between the processors and mutual exchange and receipt of data among the processors. The individual processors are selectively isolatable by a plurality of three state switch means connected between each processor and the interconnecting data and address busses. Error detection and control logic is connected via control lines to the individual processors and responsive to an error indication thereof, activates a multipoint error signal to all said microprocessors over a control line, which signal is interpreted by the processor then controlling said busses as a signal to deactivate its operation and as a signal at said control microprocessor to invoke an interrupt for analyzing the causes of said error. The control microprocessor can issue memory mapped I/O instructions to the individual three state selective isolation means and/or to any of the I/O microprocessors to respectively isolate the processors from said busses or to control said processors in an error analysis routine. The apparatus further includes a machine check register and a bus master register associated with said control microprocessor which registers can be written in by said control microprocessor and read from only by one of said I/O microprocessors.

Title
Multiprocessor array error detection and recovery apparatus
Application Number
6/644888
Publication Number
4627054
Application Date
August 27, 1984
Publication Date
December 2, 1986
Inventor
John C Pescatore
Durham
NC, US
Mario A Marsico
Cary
NC, US
Ronald J Cooper
Raleigh
NC, US
Agent
Edward H Duffield
Assignee
International Business Machines Corporation
NY, US
IPC
G06F 11/00
View Original Source