04525777 is referenced by 42 patents and cites 14 patents.

In a cache memory unit including a cache directory identifying signal groups stored in an associated cache storage unit, apparatus and method are disclosed for searching the cache directory during a second portion of the cache memory cycle when the cache directory is not needed for normal operation, to determine if an invalid signal group is stored in the associated cache storage. When an invalid signal is found in the cache storage, this signal group is rendered unavailable to the data processing unit during the present cache memory cycle without interrupting the normal cache memory operation during succeeding cache memory cycles.

Title
Split-cycle cache system with SCU controlled cache clearing during cache store access period
Application Number
6/289663
Publication Number
4525777
Application Date
August 3, 1981
Publication Date
June 25, 1985
Inventor
George M Seminsky
Phoenix
AZ, US
Marion G Porter
Phoenix
AZ, US
Richard T Flynn
Peoria
AZ, US
Marvin K Webster
Glendale
AZ, US
Agent
L J Marhoefer
J S Solakian
A A Sapelli
Assignee
Honeywell Information Systems
AZ, US
IPC
G06F 13/00
G06F 9/36
View Original Source