04485438 is referenced by 28 patents and cites 11 patents.

In the operation of a network of data processing units, a method and apparatus for transferring information between units in a multi-processor environment at high throughput rates.

The high throughput rates are achieved by concurrent send/receive direct-memory-access transfers between buffer memories associated with each unit. The invention provides for direct-memory-access (DMA) transfers between a buffer memory and the data port of the sending unit and direct-memory-access transfers between this data port and the buffer memory of the receiving unit; thus eliminating shared-memory resource allocation, memory access arbitration and other programmed operations which normally require execution of several instructions by each unit's processor for each transfer.

Each unit interfaces with the system bus through a message transfer facility which groups the buffer memory, the output data port, an attention identification register, resident traffic control DMA and data processors and optional miscellaneous function expansion.

Each message transfer is initiated by the sending unit placing on the system bus the address of the targeted receiving unit attention identification register, and the sending unit unique identification. The receiving unit, upon recognizing the identification code in its attention register, initiates the direct-memory-access transfer.

High transfer rate between multi-processor units
Application Number
Publication Number
Application Date
June 28, 1982
Publication Date
November 27, 1984
Michael F Wells
7290 Engineer Rd. #F, San Diego, 92111
Erik R Myrmo
7290 Engineer Rd. #F, San Diego, 92111
Charmasson & Holz
G06F 15/16
View Original Source