04409665 is referenced by 139 patents and cites 8 patents.

A calculator having constant memory utilizing a classical CMOS metal gate process, a low power microcomputer with on-chip and external constant memory capability, and multiple partition power control of circuit groups. Incorporation of a first and second switched negative voltage and a non-switched negative voltage to the appropriate P (-) wells enables the power hungry clocked logic and the display interface and keystroke detect circuitry, to be turned off while power is maintained on the internal static RAM, and on the RAM write logic, digit latches, and R-lines which connect to both the internal and external RAM, or to selectively connect in combination the first and second switched voltages. In an alternate embodiment, a multiple oscillator, multiple partition system is controlled to provide an off-mode, display only mode (low frequency oscillator), a process only mode, and a display and process mode, thereby optimizing power dissipation to system requirements. In yet another embodiment, the clocked CMOS logic of the system is forced to a designer predefined output logic level in the inactive power down mode. Thus, semi-non-volatile memory (constant memory) capability, power down standby, and display only, capabilities may be achieved. Power consumption less than conventional CMOS is obtainable.

Title
Turn-off-processor between keystrokes
Application Number
6/106430
Publication Number
4409665
Application Date
December 26, 1979
Publication Date
October 11, 1983
Inventor
Graham S Tubbs
Houston
TX, US
Agent
Mel Sharp
Leo N Heiting
Rene E Grossman
Assignee
Texas Instruments Incorporated
TX, US
IPC
G06F 1/04
View Original Source