04378591 is referenced by 29 patents and cites 2 patents.

A cache memory for use in a data processing system wherein data words are identified by either an odd or an even address number and wherein system elements request the transfer of data words with the cache memory by supplying either an odd or an even memory request address number with a memory request, the cache memory including a first pllurality of addressable memory locations for storing data words associated with odd address numbers and a second plurality of memory locations for storing data words associated with even address numbers, and an adder for incrementing a memory request address number by one to generate the address number of the next successively stored data word to permit a set of memory address drivers to control the addressing and transferring of a data word stored in the first memory module and associated with an odd address number simultaneously with the addressing and transferring of a data word stored in the second memory module and addressed by an even address number.

Title
Memory management unit for developing multiple physical addresses in parallel for use in a cache memory
Application Number
6/221852
Publication Number
4378591
Application Date
December 31, 1980
Publication Date
March 29, 1983
Inventor
Richard A Lemay
Carlisle
MA, US
Agent
Nicholas Prasinos
John S Solakian
Assignee
Honeywell Information Systems
MA, US
IPC
G06F 9/30
View Original Source