04357703 is referenced by 107 patents and cites 6 patents.

A test system performs dynamic testing of complex logic modules at full system clock rates and is resident on each LSI chip under test. The system logic is designed to be included on each LSI chip to reduce the time and computation required to detect and isolate faults in systems built from one or more chips. The on chip system includes switchable transmission gates to alter logic paths, a control shift register in the test function, an input shift register, an associated test generator and accumulator, an output shift register and an associated generator and accumulator. This logic provides test operands for the logic function under test and analyzes the resultant operands. Test operands are produced using a shift register connected to all inputs of the logic function under test. Checksum logic together with a shift register produce a running checksum of all output states of the module under test at the operative clock rate of the LSI.

Test system for LSI circuits resident on LSI chips
Application Number
Publication Number
Application Date
October 9, 1980
Publication Date
November 2, 1982
Nicholas P Van Brunt
White Bear Lake
William J McGinnis Jr
Control Data Corporation
G06F 11/00
G01R 31/28
View Original Source