04355355 is referenced by 58 patents and cites 16 patents.

The detailed embodiment associates access registers (AR's) with the general purpose registers (GPR's) in a data processor. The AR's are each loaded with a unique STD (segment table descriptor). The STD comprises a segment table address in main storage and a segment table length field. There are 15 AR's associated respectively with 15 GPR's in a processor to define a subset of up to 15 data address spaces. The STD in an AR is selected for address translation when the associated GPR is selected as a storage operand base register, such as being the GPR selected by the B-field in an IBM System/370 instruction. The invention allows each AR to specify that it does not use the STD in its associated AR to define its data address space, but instead uses the STD in the program address space AR. However, the STD content of an AR is not selected for an address translation if the associated GPR is selected for a purpose other than as a storage operand base register, such as if a GPR is selected as an index (X) register or as a data source or sink register (R) for an instruction. A sixteenth AR may be provided to define and control the executing program address space, which may also contain data.

The embodiment obtains authority and other control for access to and use of the content in each address space by also associating an AR Control Vector (ARCV) register with each AR.

Title
Address generating mechanism for multiple virtual spaces
Application Number
6/131570
Publication Number
4355355
Application Date
March 19, 1980
Publication Date
October 19, 1982
Inventor
Richard J Schmalz
Wappingers Falls
NY, US
Casper A Scalzi
Poughkeepsie
NY, US
Justin R Butwell
Milton
NY, US
Agent
Bernard M Goldman
Assignee
International Business Machines
NY, US
IPC
G06F 9/36
View Original Source