04354225 is referenced by 94 patents and cites 13 patents.

A data processing system comprising an active and intelligent main store including a main memory, a main store controller for accessing the main memory in a manner allowing different address and data structures, and a main store bus connected to the controller. At least one processor of a first type is connected to the main store bus, this being an auxiliary processor for performing input-output and other operations. At least one processor of a second type also is connected to the main store bus, this being an execution processor for fetching, decoding and executing instructions. All or some of either or both of the auxiliary processors and execution processors may be different. A supervisory processor for initiating configuring and monitoring the system is connected to the main store bus. A communication bus is connected to the processors of the first and second types and to the supervisory processor. A diagnostic bus connects the supervisory processor to each of the processors of the first and second types. An input-output bus ensemble is connected to the supervisory processor and to each auxiliary processor. At least one device and associated device controller can be connected to the input-output bus ensemble. At least one direct memory access controller can be connected between the main store bus and the input-output bus ensemble.

Title
Intelligent main store for data processing systems
Application Number
6/83648
Publication Number
4354225
Application Date
October 11, 1979
Publication Date
October 12, 1982
Inventor
Edward A Wolff
Tonawanda
NY, US
David P Meier
Orchard Park
NY, US
John T Liebel Jr
Williamsville
NY, US
Mark H Kline
Williamsville
NY, US
David T Hughes
Amherst
NY, US
Gideon Frieder
Williamsville
NY, US
Agent
Christel Bean & Linihan
Assignee
Nanodata Computer Corporation
NY, US
IPC
G06F 15/16
G06F 13/00
View Original Source